Título: Test Generation Guided Design for Testability
Autores: Wu, Peng
Fecha: 2004-10-20
2004-10-20
1988-07-01
Publicador: MIT
Fuente:
Tipo:
Tema: artificial intelligence
knowledge representation
testsgeneration
knowledge-based systems
VLSI design for testability
Descripción: This thesis presents a new approach to building a design for testability (DFT) system. The system takes a digital circuit description, finds out the problems in testing it, and suggests circuit modifications to correct those problems. The key contributions of the thesis research are (1) setting design for testability in the context of test generation (TG), (2) using failures during FG to focus on testability problems, and (3) relating circuit modifications directly to the failures. A natural functionality set is used to represent the maximum functionalities that a component can have. The current implementation has only primitive domain knowledge and needs other work as well. However, armed with the knowledge of TG, it has already demonstrated its ability and produced some interesting results on a simple microprocessor.
Idioma: Inglés

Artículos similares:

Description Of Procedures In Automotive Engine Plants por Artzner, Denis,Whitney, Dr. Daniel
Reading Courtesy Amounts on Handwritten Paper Checks por Palacios, Rafael,Wang, Patrick S.P.,Gupta, Amar
On Trees and Logs por Pavlova, Anna,Cass, David
Saturn, The GM/UAW Partnership por Rubinstein, Saul,Kochan, Thomas
Academic Earmarks and the Returns to Lobbying por De Figueiredo, John M.,Silverman, Brian S.
10