| Título: | Closed Form Expressions for Delay to Ramp Inputs for On-Chip VLSI RC Interconnect |
| Autores: |
Maheshwari, Vikas Sharma, Prabhakar Goyal, Alka Yadav, Vimal K. Kumar, Sampath |
| Fecha: | 2013-06-11 |
| Publicador: | Innovative systemas design and engineering |
| Fuente: |
 |
| Tipo: |
info:eu-repo/semantics/article Peer-reviewed Article info:eu-repo/semantics/publishedVersion |
| Tema: | No aplica |
| Descripción: | In high speed digital integrated circuits, interconnects delay can be significant and should be included for accurate analysis. Delay analysis for interconnect has been done widely by using moments of the impulse response, from the explicit Elmore delay (the first moment of the impulse response) expression, to moment matching methods which creates reduced order trans impedance and transfer function approximations. However, the Elmore delay is fast becoming ineffective for deep submicron technologies, and reduced order transfer function delays are impractical for use as early-phase design metrics or as design optimization cost functions. This paper describes an approach for fitting moments of the impulse response to probability density functions so that delay can be estimated accurately at an early physical design stage. For RC trees it is demonstrated that the inverse gamma function provides a provably stable approximation. We used the PERI [13] (Probability distribution function Extension for Ramp Inputs) technique that extends delay metrics for ramp inputs to the more general and realistic non-step inputs. The accuracy of our model is justified with the results compared with that of SPICE simulations. Keywords¾ Moment Matching, On-Chip Interconnect, Probability Distribution function, Cumulative Distribution function, Delay calculation, Slew Calculation, Beta Distribution, VLSI. |
| Idioma: | Inglés |