| Título: | An Improved Solution for the Fast-Locking All Digital SAR DLL |
| Autores: |
Lu, Shibin; Hefei Normal University Xu, Tailong; Anhui University Chen, Junning; Anhui University |
| Fecha: | 2013-04-01 |
| Publicador: | TELKOMNIKA: Indonesian journal of electrical engineering |
| Fuente: |
 |
| Tipo: |
info:eu-repo/semantics/article info:eu-repo/semantics/publishedVersion |
| Tema: | No aplica |
| Descripción: | All digital successive approximation register-controlled delay-lock loops (SAR DLL) are widely used in system-on-chip to solve the clock generation and skew problems for their fast-locking characteristic. However, the conventional SAR DLL has the dead lock problem. So many improved solutions are proposed to solve the dead lock problem. Based on the resettable delay line, improved SAR controller and phase comparator are depicted. By these, a harmonic-free and fast-locking all digital SAR DLL without dead lock is implemented. Post-layout transistor-level simulation results show that the lock-in and relock-in time are both within N cycles of input clock for N-bit SAR controller. The dead lock problem of the conventional SAR DLL is eliminated very well. |
| Idioma: | Inglés |